Por favor, use este identificador para citar o enlazar a este item:
http://hdl.handle.net/10261/156345
COMPARTIR / EXPORTAR:
SHARE CORE BASE | |
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE | |
Título: | On Multiple AER Handshaking Channels Over High-Speed Bit-Serial Bidirectional LVDS Links With Flow-Control and Clock-Correction on Commercial FPGAs for Scalable Neuromorphic Systems |
Autor: | Yousefzadeh, Amirreza CSIC ORCID; Jabłonski, Mirosław CSIC; Iakymchuk, T.; Linares-Barranco, Alejandro CSIC ORCID CVN; Rosado, Alfredo; Plana, Luis A.; Temple, Steve; Serrano-Gotarredona, Teresa CSIC ORCID ; Furber, Steve B.; Linares-Barranco, Bernabé CSIC ORCID | Fecha de publicación: | 2017 | Editor: | Institute of Electrical and Electronics Engineers | Citación: | IEEE Transactions on Biomedical Circuits and Systems, 11(5): 1133-1147 (2017) | Resumen: | Address event representation (AER) is a widely employed asynchronous technique for interchanging “neural spikes” between different hardware elements in neuromorphic systems. Each neuron or cell in a chip or a system is assigned an address (or ID), which is typically communicated through a high-speed digital bus, thus time-multiplexing a high number of neural connections. Conventional AER links use parallel physical wires together with a pair of handshaking signals (request and acknowledge). In this paper, we present a fully serial implementation using bidirectional SATA connectors with a pair of low-voltage differential signaling (LVDS) wires for each direction. The proposed implementation can multiplex a number of conventional parallel AER links for each physical LVDS connection. It uses flow control, clock correction, and byte alignment techniques to transmit 32-bit address events reliably over multiplexed serial connections. The setup has been tested using commercial Spartan6 FPGAs attaining a maximum event transmission speed of 75 Meps (Mega events per second) for 32-bit events at a line rate of 3.0 Gbps. Full HDL codes (vhdl/verilog) and example demonstration codes for the SpiNNaker platform will be made available. | Versión del editor: | https://doi.org/10.1109/TBCAS.2017.2717341 | URI: | http://hdl.handle.net/10261/156345 | DOI: | 10.1109/TBCAS.2017.2717341 |
Aparece en las colecciones: | (IMSE-CNM) Artículos |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | |
---|---|---|---|---|
08010303.pdf | 4,24 MB | Adobe PDF | Visualizar/Abrir |
CORE Recommender
SCOPUSTM
Citations
29
checked on 18-abr-2024
WEB OF SCIENCETM
Citations
24
checked on 18-feb-2024
Page view(s)
300
checked on 23-abr-2024
Download(s)
513
checked on 23-abr-2024
Google ScholarTM
Check
Altmetric
Altmetric
NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.