Por favor, use este identificador para citar o enlazar a este item: http://hdl.handle.net/10261/84996
COMPARTIR / EXPORTAR:
logo share SHARE logo core CORE BASE
Visualizar otros formatos: MARC | Dublin Core | RDF | ORE | MODS | METS | DIDL | DATACITE

Invitar a revisión por pares abierta
Título

A programmable VLSI filter architecture for application in real-time vision processing systems

AutorSerrano-Gotarredona, Teresa CSIC ORCID ; Andreou, A. G.; Linares-Barranco, Bernabé CSIC ORCID
Fecha de publicación2000
EditorWorld Scientific Publishing
CitaciónInternational Journal of Neural Systems 10(3): 179-190 (2000)
ResumenAn architecture is proposed for the realization of real-time edge-extraction filtering operation in an Address-Event-Representation (AER) vision system. Furthermore, the approach is valid for any 2D filtering operation as long as the convolutional kernel F(p,q) is decomposable into an x-axis and a y-axis component, i.e. F(p,q)=H(p)V(q), for some rotated coordinate system [p,q]. If it is possible to find a coordinate system [p,q], rotated with respect to the absolute coordinate system a certain angle, for which the above decomposition is possible, then the proposed architecture is able to perform the filtering operation for any angle we would like the kernel to be rotated. This is achieved by taking advantage of the AER and manipulating the addresses in real time. The proposed architecture, however, requires one approximation: the product operation between the horizontal component H(p) and vertical component V(q) should be able to be approximated by a signed minimum operation without significant performance degradation. It is shown that for edge-extraction applications this filter does not produce performance degradation. The proposed architecture is intended to be used in a complete vision system known as the Boundary-Contour-System and Feature-Contour-System Vision Model, proposed by Grossberg and collaborators. The present paper proposes the architecture, provides a circuit implementation using MOS transistors operated in weak inversion, and shows behavioral simulation results at the system level operation and electrical simulation and experimental results at the circuit level operation of some critical subcircuits.
Versión del editorhttp://dx.doi.org/10.1142/S0129065700000168
URIhttp://hdl.handle.net/10261/84996
DOI10.1142/S0129065700000168
Identificadoresdoi: 10.1142/S0129065700000168
issn: 0129-0657
e-issn: 1793-6462
Aparece en las colecciones: (IMSE-CNM) Artículos




Ficheros en este ítem:
Fichero Descripción Tamaño Formato
A programmable VLSI.pdf570,91 kBAdobe PDFVista previa
Visualizar/Abrir
Mostrar el registro completo

CORE Recommender

SCOPUSTM   
Citations

5
checked on 13-abr-2024

Page view(s)

364
checked on 22-abr-2024

Download(s)

256
checked on 22-abr-2024

Google ScholarTM

Check

Altmetric

Altmetric


NOTA: Los ítems de Digital.CSIC están protegidos por copyright, con todos los derechos reservados, a menos que se indique lo contrario.