In the last years, MOS Current-Mode Logic (MCML) circuits are gaining a remarkable interest in several VLSI applications, ranging from high-accuracy mixed-signal circuits to high-speed circuits for channel (de)multiplexing in optic fiber and Radio Frequency (RF) telecommunication systems. However, advantages over traditional CMOS logic are achieved at the cost of a static power consumption, which must be kept as low as possible. Accordingly, a conscious management of the power-delay trade-off is essential in the design of such circuits. This paper presents several recent ideas on the design of digital MCML circuits organized in a comprehensive framework. The treatment reviews and extends previous results by incorporating Deep-Sub-Micron (DSM) effects from the beginning, with a strongly simplified analytical formulation to improve the understanding and to easy the design. Interesting properties and design criteria are derived from simple analytical models. From these models, a deep insight into the design of MCML circuits is gained, which is essential for both the efficient design of MCML cells and the development of an automated design flow. Numerical examples are presented by considering a 90-nm CMOS process.

Alioto, M.B.C., Palumbo, G. (2006). Power-Aware Design Techniques for Nanometer MOS Current-Mode Logic Gates: a Design Framework. IEEE CIRCUITS AND SYSTEMS MAGAZINE.

Power-Aware Design Techniques for Nanometer MOS Current-Mode Logic Gates: a Design Framework

ALIOTO, MASSIMO BRUNO CRIS;
2006-01-01

Abstract

In the last years, MOS Current-Mode Logic (MCML) circuits are gaining a remarkable interest in several VLSI applications, ranging from high-accuracy mixed-signal circuits to high-speed circuits for channel (de)multiplexing in optic fiber and Radio Frequency (RF) telecommunication systems. However, advantages over traditional CMOS logic are achieved at the cost of a static power consumption, which must be kept as low as possible. Accordingly, a conscious management of the power-delay trade-off is essential in the design of such circuits. This paper presents several recent ideas on the design of digital MCML circuits organized in a comprehensive framework. The treatment reviews and extends previous results by incorporating Deep-Sub-Micron (DSM) effects from the beginning, with a strongly simplified analytical formulation to improve the understanding and to easy the design. Interesting properties and design criteria are derived from simple analytical models. From these models, a deep insight into the design of MCML circuits is gained, which is essential for both the efficient design of MCML cells and the development of an automated design flow. Numerical examples are presented by considering a 90-nm CMOS process.
2006
Alioto, M.B.C., Palumbo, G. (2006). Power-Aware Design Techniques for Nanometer MOS Current-Mode Logic Gates: a Design Framework. IEEE CIRCUITS AND SYSTEMS MAGAZINE.
File in questo prodotto:
File Dimensione Formato  
J28-Power-Aware Design Techniques for Nanometer MOS Current-Mode Logic Gates a Design Framework.pdf

non disponibili

Tipologia: Abstract
Licenza: NON PUBBLICO - Accesso privato/ristretto
Dimensione 1.86 MB
Formato Adobe PDF
1.86 MB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11365/3988
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo