Deutsch
 
Hilfe Datenschutzhinweis Impressum
  DetailsucheBrowse

Datensatz

DATENSATZ AKTIONENEXPORT

Freigegeben

Konferenzbeitrag

Towards a FPGA-controlled deep phase modulation interferometer

MPG-Autoren
/persons/resource/persons104883

Gerberding,  O.
Laser Interferometry & Gravitational Wave Astronomy, AEI-Hannover, MPI for Gravitational Physics, Max Planck Society;

/persons/resource/persons40460

Heinzel,  G.
Laser Interferometry & Gravitational Wave Astronomy, AEI-Hannover, MPI for Gravitational Physics, Max Planck Society;

/persons/resource/persons41559

Guzman,  F.
Laser Interferometry & Gravitational Wave Astronomy, AEI-Hannover, MPI for Gravitational Physics, Max Planck Society;

/persons/resource/persons40483

Nofrarias,  M.
Laser Interferometry & Gravitational Wave Astronomy, AEI-Hannover, MPI for Gravitational Physics, Max Planck Society;

Externe Ressourcen
Es sind keine externen Ressourcen hinterlegt
Volltexte (beschränkter Zugriff)
Für Ihren IP-Bereich sind aktuell keine Volltexte freigegeben.
Volltexte (frei zugänglich)

1411.6910.pdf
(Preprint), 2MB

document-7.pdf
(Verlagsversion), 3MB

Ergänzendes Material (frei zugänglich)
Es sind keine frei zugänglichen Ergänzenden Materialien verfügbar
Zitation

Terán, M., Martín, V., Gesa, L. l., Mateos, I., Gibert, F., Karnesis, N., et al. (2015). Towards a FPGA-controlled deep phase modulation interferometer. Journal of Physics: Conference Series, 610: 012042.


Zitierlink: https://hdl.handle.net/11858/00-001M-0000-0028-DD0F-E
Zusammenfassung
Deep phase modulation interferometry was proposed as a method to enhance
homodyne interferometers to work over many fringes. In this scheme, a
sinusoidal phase modulation is applied in one arm while the demodulation takes
place as a post-processing step. In this contribution we report on the
development to implement this scheme in a fiber coupled interferometer
controlled by means of a FPGA, which includes a LEON3 soft-core processor. The
latter acts as a CPU and executes a custom made application to communicate with
a host PC. In contrast to usual FPGA-based designs, this implementation allows
a real-time fine tuning of the parameters involved in the setup, from the
control to the post-processing parameters.