Title:
Bus Interconnect Structure for a System-on-a-Chip Multiprocessor System

Thumbnail Image
Author(s)
Talpasanu, Alexandru
Authors
Advisor(s)
Advisor(s)
Editor(s)
Associated Organization(s)
Organizational Unit
Supplementary to
Abstract
This report describes two possible implementations for a bus interconnect structure which would be used in a multiprocessor System-On-a-Chip. The bus architecture is called the GGBA (General Global Bus Architecture.) The research findings presented in this report show that from two possible implementations for a system bus for this bus architecture, one of those would be the most advantageous based on factors such as bus latency, crosstalk, and bus area.
Sponsor
Date Issued
2004
Extent
159411 bytes
Resource Type
Text
Resource Subtype
Technical Report
Rights Statement
Rights URI