Graduate Thesis Or Dissertation

 

A MOSFET integrated circuit shift register Public Deposited

Downloadable Content

Download PDF
https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/j6731676v

Descriptions

Attribute NameValues
Creator
Abstract
  • This paper is concerned with the design of a 21-bit metal-oxide-semiconductor field-effect transistor (MOSFET) integrated circuit static shift register. This circuit consists of three separate 1, 4, and 16-bit static shift registers constructed on a single monolithic chip, each with independent input and output terminals. Type D flip-flops are used to implement each bit of delay, enabling data to be stored indefinitely between clock pulses. This design requires only one power supply and one external clock. Three clocks are generated internally. By appropriate connections, 1 bit, 4 bits, 5 bits, 16 bits, 17 bits, 20 bits and 21 bits may be obtained. The circuit operates between DC and 800 KHz clock rates. It consists of 162 devices on a chip size of 62 mils x 47 mils.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Publisher
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi using Capture Perfect 3.0 on a Canon DR-9050C in PDF format. CVista PdfCompressor 5.0 was used for pdf compression and textual OCR.
Replaces

Relationships

Parents:

This work has no parents.

In Collection:

Items