OMG Systems Modeling Language (Object Management Group SysML). O. M. Group (Ed.), 2012.
Takahiro Ando, Hirokazu Yatsu, Weiqiang Kong, Kenji Hisazumi, and Akira Fukuda. Formalization and model checking of sysml state machine diagrams by csp#. In Computational Science and Its Applications - ICCSA 2013 - 13th International Conference, Ho Chi Minh City, Vietnam, June 24-27, 2013, Proceedings, Part III, pages 114-127, 2013. doi: 10.1007/978-3-642-39646-5-9.
Christel Baier and Joost-Pieter Katoen. Principles of Model Checking (Representation and Mind Series). The MIT Press, 2008. ISBN 026202649X, 9780262026499.
Gerd Behrmann, Alexandre David, and Kim Guldstrand Larsen. A tutorial on uppaal. In Formal Methods for the Design of Real-Time Systems, International School on Formal Methods for the Design of Computer, Communication and Software Systems, SFM-RT 2004, Bertinoro, Italy, September 13-18, 2004, Revised Lectures, pages 200-236, 2004. doi: 10.1007/978-3-540-30080-9-7.
Mourad Debbabi, Fawzi Hassane, Yosr Jarraya, Andrei Soeanu, and Luay Alawneh. Probabilistic model checking of sysml activity diagrams. In Verification and Validation in Systems Engineering, pages 153-166. Springer Berlin Heidelberg, 2010. ISBN 978-3-642-15227-6. doi: 10.1007/978-3-642-15228-3-9.
Michal Doligalski and Marian Adamski. UML state machine implementation in FPGA devices by means of dual model and verilog. In 11th IEEE International Conference on Industrial Informatics, INDIN 2013, Bochum, Germany, July 29-31, 2013, pages 177-184, 2013. doi: 10.1109/INDIN.2013.6622878.
Raida Elmansouri, Houda Hamrouche, and Allaoua Chaoui. From uml activity diagrams to csp expressions: A graph transformation approach using atom 3 tool. IJCSI International Journal of Computer Science Issues, 8, 2011.
Sanford Friedenthal, Alan Moore, and Rick Steiner. A Practical Guide to SysML: Systems Modeling Language. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2008. ISBN 0123743796, 9780080558363, 9780123743794.
Daniel D. Gajski, Samar Abdi, Andreas Gerstlauer, and Gunar Schirner. Embedded System Design: Modeling, Synthesis and Verification. Springer Publishing Company, Incorporated, 1st edition, 2009. ISBN 1441905030, 9781441905031.
C. A. R. Hoare. Communicating Sequential Processes. Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1985. ISBN 0-13-153271-5.
Xiaopu Huang, Qingqing Sun, Jiangwei Li, Minxue Pan, and Tian Zhang. An mde-based approach to the verification of sysml state machine diagram. In Proceedings of the Fourth Asia-Pacific Symposium on Internetware, Internetware '12, pages 9:1-9:7. ACM, New York, NY, USA, 2012. ISBN 978-1-4503-1888-4. doi: 10.1145/2430475.2430484.
Yosr Jarraya, Andrei Soeanu, Mourad Debbabi, and Fawzi Hassaïne. Automatic verification and performance analysis of time-constrained sysml activity diagrams. In 14th Annual IEEE International Conference and Workshop on Engineering of Computer Based Systems (ECBS 2007), 26-29 March 2007, Tucson, Arizona, USA, pages 515-522, 2007. doi: 10.1109/ECBS.2007.22.
Prabhu Shankar Kaliappan, Hartmut König, and Vishnu Kumar Kaliappan. Designing and verifying communication protocols using model driven architecture and spin model checker. In International Conference on Computer Science and Software Engineering, CSSE 2008, Volume 2: Software Engineering, December 12-14, 2008, Wuhan, China, pages 227-230, 2008. doi: 10.1109/CSSE.2008.976.
Daniel Knorreck, Ludovic Apvrille, and Pierre de Saqui-Sannes. TEPE: a sysml language for time-constrained property modeling and formal verification. ACM SIG-SOFT Software Engineering Notes, 36(1):1-8, 2011. doi: 10.1145/1921532.1921556.
Marta Z. Kwiatkowska, Gethin Norman, and David Parker. PRISM 4.0: Verification of probabilistic realtime systems. In Computer Aided Verification - 23rd International Conference, CAV 2011, Snowbird, UT, USA, July 14-20, 2011. Proceedings, pages 585-591. 2011. doi: 10.1007/978-3-642-22110-1-47.
Gilles Lasnier, Bechir Zalila, Laurent Pautet, and Jérôme Hugues. Ocarina : An environment for AADL models analysis and automatic code generation for high integrity applications. In Reliable Software Technologies - Ada-Europe 2009, 14th Ada-Europe International Conference, Brest, France, June 8-12, 2009. Proceedings, pages 237-250. 2009. doi: 10.1007/978-3-642-01924-1-17.
Frédéric Mallet and Robert de Simone. MARTE: a profile for RT/E systems modeling, analysis-and simulation? In Proceedings of the 1st International Conference on Simulation Tools and Techniques for Communications, Networks and Systems & Workshops, SimuTools 2008, Marseille, France, March 3-7, 2008, page 43, 2008. doi: 10.1145/1416222.1416271.
Gethin Norman, David Parker, and Jeremy Sproston. Model checking for probabilistic timed automata. Formal Methods in System Design, 43(2):164-190, 2013. doi: 10.1007/s10703-012-0177-x.
S. Ouchani, O.A Mohamed, and M. Debbabi. A probabilistic verification framework of sysml activity diagrams. In IEEE 12th International Conference on Intelligent Software Methodologies, Tools and Techniques (SoMeT),, volume 246, pages 165-170, Sept 2013. doi: 10.1109/SoMeT.2013.6645657.
Miroslav Pajic, Zhihao Jiang, Insup Lee, Oleg Sokolsky, and Rahul Mangharam. From verification to implementation: A model translation tool and a pacemaker case study. pages 173-184, 2012. doi: 10.1109/RTAS.2012.25.
Jun Sun, Yang Liu, and JinSong Dong. Model checking csp revisited: Introducing a process analysis toolkit. In Leveraging Applications of Formal Methods, Verification and Validation, volume 17 of Communications in Computer and Information Science, pages 307-322. Springer Berlin Heidelberg, 2008. ISBN 978-3-540-88478-1. doi: 10.1007/978-3-540-88479-8-22.
