UR Research > Electrical and Computer Engineering Department > Electrical and Computer Engineering Ph.D. Theses >

Interconnect-based design methodologies for three-dimensional integrated circuits

URL to cite or link to: http://hdl.handle.net/1802/6435

PhD_thesis_final_VFP.pdf   4.68 MB (No. of downloads : 1116)
PDF of thesis
VFP_origWordfiles.zip  (Restricted Access) You can try Logging In Zip archive of original Word files (Admin only)
Thesis (Ph. D.)--University of Rochester. Dept. of Electrical and Computer Engineering, 2008.
Three-dimensional (3-D) or vertical integration is a potent design paradigm to overcome the existing interconnect bottleneck in integrated systems. The major advantages of this emerging technology are the inherent reduction in wirelength and the ability to integrate heterogeneous circuits within a multi-plane system. To exploit these advantages, however, several challenges across different design abstraction levels, such as the architecture, physical, and technology levels, need to be overcome. In this dissertation, several issues affecting the design of 3-D circuits, primarily at the physical and architecture levels, are addressed. Considering the importance of the interplane communication within a 3-D circuit, novel design methodologies and algorithms for the interplane interconnects are proposed in this dissertation. Algorithms for placing the interplane vias are proposed to lower the interconnect delay. Both two- and multi-terminal nets are considered. The proposed methodologies are the first to consider the heterogeneous nature of 3-D circuits; specifically, the impedance characteristics of the interplane vias. Low latency interconnect, as compared to the long global wires, and the added design freedom due to the third dimension enable innovative topologies for on-chip networks. Several topologies for 3-D networks-on-chip that exhibit considerably enhanced performance as compared to 2-D topologies are proposed. Accurate analytic models that describe the interconnect delay and power within these networks have been developed. The important global signaling issue of synchronization in 3-D circuits has been investigated for the first time. Several commonly used 2-D clock distribution architectures are combined into new 3-D synchronization network topologies. The design of these clock distribution networks and measurements from a 3-D test circuit are presented in the last part of this dissertation. Experimental results demonstrate successful operation at 1.4 GHz. Summarizing, throughout this research thesis, many interconnect related problems in 3-D circuits have been addressed. Efficient and accurate solutions for these issues are proposed. These solutions are supported by results from an experimental 3-D test circuit. The proposed design methodologies described in this dissertation are intended to strengthen 3-D design capabilities, making this fascinating technology a promising solution for future integrated systems.
Contributor(s):
Vasileios F. Pavlidis (1976 - ) - Author

Eby G. Friedman - Thesis Advisor
ORCID: 0000-0002-5549-7160

Primary Item Type:
Thesis
Language:
English
Subject Keywords:
Three-dimensional integration; 3-D ICs; 3-D VLSI; 3-D interconnects
Sponsor - Description:
Intel -
Freescale Semiconductor Corporation -
National Science Foundation (NSF) - #CCF-0541206
MIT Lincoln Laboratory - Foundry support
Eastman Kodak Company -
NYSTAR (New York State Office of Science, Technology and Academic Research) - To the Center for Advanced Technology in Electronic Imaging Systems
First presented to the public:
1/23/2009
Originally created:
2008
Date will be made available to public:
2010-01-01   
Original Publication Date:
2008
Previously Published By:
University of Rochester
Place Of Publication:
Rochester, N.Y.
Citation:
Extents:
Number of Pages - xxviii, 338 leaves
License Grantor / Date Granted:
Suzanne Bell / 2009-01-23 20:32:41.0 ( View License )
Date Deposited
2009-01-23 20:32:41.0
Date Last Updated
2020-03-18 11:46:03.707745
Submitter:
Suzanne Bell

Copyright © This item is protected by copyright, with all rights reserved.

All Versions

Thumbnail Name Version Created Date
Interconnect-based design methodologies for three-dimensional integrated circuits1 2009-01-23 20:32:41.0