A low power 10b, 100 Mspls pipeline ADC on a standard 1.8V 0.18 um CMOS technology

No full text

Poster (Scientific congresses and symposiums)

Berti, Laurent; Delmot, Thierry; Valderrama, Carlos

2005 • Joint Marquiis and 4G-Radio Workshop

Permalink
https://hdl.handle.net/20.500.12907/21445

No document available.

Disciplines :

Electrical & electronics engineering

Author, co-author :

Berti, Laurent

Delmot, Thierry

Valderrama, Carlos ; Université de Mons > Faculté Polytechnique > Electronique et Microélectronique

Language :

English

Title :

A low power 10b, 100 Mspls pipeline ADC on a standard 1.8V 0.18 um CMOS technology

Publication date :

23 November 2005

Number of pages :

Event name :

Joint Marquiis and 4G-Radio Workshop

Event place :

Castelldefels, Barcelone, Spain

Event date :

2005

Research unit :

F109 - Electronique et Microélectronique

Available on ORBi UMONS :

since 23 December 2010

Number of views

0 (0 by UMONS)

Number of downloads

0 (0 by UMONS)