802.15.4-Part 15.4: Wireless Medium Access Control (MAC) and Physical Layer (PHY), Specifications for low rate wireless personal area network (LR-WPANs).
AA Abidi 1999 Direct conversion radio transceiver for digital communications IEEE Journal of Solid Sate Circuits 30 1399 1410 10.1109/4.482187
Norsworthy, S., Schreier, R., & Temes, G. (1997). Delta-sigma data converters-theory, design, and simulation. New York: IEEE Press.
D Wouter J Groeneveld, et al. 1989 A self-calibration technique for monolithic high-resolution D/A converters IEEE Journal of Solid Sate Circuits 24 6 1399 1410
Philips, K., & van Roermund, A. H. M. (2006). σδ A/D conversion for signal conditioning. Springer.
E van der Zwan E Carel Dijkmans 1996 A 0.2 mW CMOS σδ modulator for speech coding with 80 dB dynamic range IEEE Journal of Solid State Circuits 31 1873 1880 10.1109/4.545807 (Pubitemid 126530139)
Cherry, J. A., & Snelgrove, W. M. Continuous-time delta-sigma modulators for high-speed A/D conversion. Kluwer Academic Publishers.
Allen, P. E., & Holberg, D. R. (2002). CMOS analog circuit design (2nd ed.). New York: Oxford University Press.
LJ Breems, et al. 2000 A 1.8-mW CMOS σδ modulator with integrated mixer for A/D conversion of IF signals IEEE Journal of Solid Sate Circuits 35 4 468 475 10.1109/4.839907
Ueno, T., & Itakura, T. (2004). A 0.9 V 1.5 mW CT σδ for WCDMA. ISSCC digest of technical papers, Feb. 2004, pp. 222-223.
Dörrer, L., Kuttner, F., Greco, P., & Derksen, S. (2005). A 3 mW 74 dB SNR 2 MHz CT σδ with a tracking ADC quantizer in 0.13 μm CMOS. ISSCC digest of technical papers, Feb. 2005, pp. 490-491.
Das, A., Hezar, R., Byrd, R., Gomez, G., & Haroun, B. (2005). A 4th order 86 dB CT σδ ADC with two amplifiers in 90 nm CMOS. ISSCC 2005 digest of technical papers, Feb. 2005, pp. 496-612.
Huang, S.-J., & Lin, Y.-Y. (2009). A 1.22 V 2 MHz BW 0.084 mm 2 CT σδ ADC with -97.7 dBc THD and 80 dB DR using low-latency DEM. ISSCC 2009 digest of technical papers, Feb. 2009, pp. 172-174.
Pun, K., Chatterjee, S., & Kinget, P. (2006). A 0.5 V 74 dB SNDR 25KHz CT σδ modulator with return to open DAC. ISSCC 2006 digest of technical papers, Feb. 2006, pp. 72-73.
Ouzounov, S., et al. (2007). A 1.2 V 121-mode CT σδ modulator for wireless receivers in 90 nm CMOS. ISSCC 2007 digest of technical papers, Feb. 2007, pp 236-237.
Putter, B. (2007). A 5th order CT/DT multimode σδ modulator. ISSCC 2007 digest of technical papers, Feb. 2007, pp. 244-245.
Ranjbar, M., et al. (2009). A low-power 1.92 MHz CT σδ modulator with 5-bit successive approximation quantizer. IEEE custom integrated circuit conference, Sept. 2009, pp. 5-8.
