Identificador persistente para citar o vincular este elemento: http://hdl.handle.net/10553/45038
Título: Implementation of a parametrizable router architecture for Networks-on-Chip (NoC) with Quality of Service (QoS) support
Autores/as: Regidor, R.
Tobajas, F. 
De Armas Sosa, Valentín 
Rivero, J. M.
Sarmiento, R. 
Clasificación UNESCO: 3307 Tecnología electrónica
Palabras clave: Network-on-chip
Quality-of-service
Routing algorithm
Fecha de publicación: 2007
Publicación seriada: Proceedings of SPIE - The International Society for Optical Engineering 
Conferencia: VLSI Circuits and Systems III 
Resumen: Managing the complexity of designing Systems-on-Chip (SoC) containing billions of transistors requires decoupling computation from communication. Networks-on-Chip (NoC) have been proposed as a solution for managing this problem as they meet the reusability, scalability and parallelism requirements of these systems, while coping with power constraints and clock distribution. In this paper, the implementation of a router's architecture for NoC with both guaranteed and best-effort services support is described, and some synthesis results are presented. The proposed router architecture is parameterized on the number of virtual channels, the size of virtual channels, the number of virtual channels for guaranteed traffic, the relative priority of the guaranteed traffic, and the switching technique.
URI: http://hdl.handle.net/10553/45038
ISBN: 0819467189
9780819467188
ISSN: 0277-786X
DOI: 10.1117/12.721922
Fuente: Proceedings of SPIE - The International Society for Optical Engineering[ISSN 0277-786X],v. 6590 (65901L)
Colección:Actas de congresos
Vista completa

Visitas

88
actualizado el 04-may-2024

Google ScholarTM

Verifica

Altmetric


Comparte



Exporta metadatos



Los elementos en ULPGC accedaCRIS están protegidos por derechos de autor con todos los derechos reservados, a menos que se indique lo contrario.