Notice
This item was automatically migrated from a legacy system. It's data has not been checked and might not meet the quality criteria of the present system.
Record link: 
http://hdl.handle.net/20.500.12708/85665
-
Title: 
An experience on using simulation environment DYANA augmented with UPPAAL for verification of embedded systems defined by UML statecharts
-
Citation: 
Glonina, A. B., Konnov, I., Podymov, V. V., Volkanov, D. Yu., Zakhararov, V. A., & Zorin, D. A. (2013). An experience on using simulation environment DYANA augmented with UPPAAL for verification of embedded systems defined by UML statecharts. International Workshop on Verification of Embedded Systems 2013, Sankt Petersburg, Russland, Austria. http://hdl.handle.net/20.500.12708/85665
-
Publication Type: 
Presentation - Conference presentation
en
Authors: 
Glonina, Alevtina B. 
Konnov, Igor 
Podymov, Vladislav V. 
Volkanov, Dmitry Yu. 
Zakhararov, Vladimir A. 
Zorin, Daniil A. 
-
Organisational Unit: 
E192 - Institut für Logic and Computation 
-
Date (published): 
2013
-
Event name: 
International Workshop on Verification of Embedded Systems 2013 
-
Event date: 
13-Jul-2013
-
Event place: 
Sankt Petersburg, Russland, Austria
-
Science Branch: 
Mathematik, Informatik
-
Appears in Collections:
Presentation

Show full item record

Page view(s)

94
checked on Dec 1, 2023

Google ScholarTM

Check